

In re the Application of: IKEMASU et al.

Serial Number: 10/050,169

Filed: January 18, 2002

<u>ان، ۱۲ ام ۱۲ ۱۸ ۱۲ - ۱</u>

Prior Group Art Unit: 281

For: HIGHLY INTEGRATED AND RELIABLE DRAM.....

Prior Examiner: WEISS

MANUFACTURE

AMENDMENT TRANSMITTAL

Commissioner for Patents Washington, D.C. 20231

April 3, 2002

Sir:

Transmitted herewith is an Amendment in the above-identified application.

Small Entity status of this application under 37 CFR 1.9 and 1.27 has been established by a verified statement previously submitted.

A verified statement to establish Small Entity status under 37 CFR 1.9 and 1.27 is enclosed.

The fee has been calculated as shown below:

	CLAIMS AS AMENDED						
	Claims Remaining After Amendment	Highest Number Previously Paid For	建	Present Extra	Small Entity	Large Entity	Additional Fee
Total Claims	108	37	=	71	X \$9	X \$18	\$1,278.00
Independent Claims	10	3	=	7	X \$42	X 584	588 00
## First Presentation of Multiple Dependent Claims \$140 2						280	
TOTAL FEES ENCLOSED:							\$1,866.00

Enclosed please find our check in the amount of \$1,866.00 for the additional claims fee in connection with this amendment. The Commissioner is hereby authorized to charge payment for any additional fees associated with this communication or credit any overpayment to Deposit Account No. <u>01-2340</u>. Two duplicates of this sheet are attached.

Respectfully submitted,

ARMSTRONG, WESTERMAN & HATTORI, LLP

Stephen G. Adrian Attorney for Applicants Reg. No. 32,878

Atty. Docket No. **970607B** 1725 K Street, N.W., Suite 1000

Washington, DC 20006 Tel: (202) 659-2930 Fax: (202) 887-0357

SGA/arf



In re the Application of: IKEMASU et al.

Serial Number: 10/050,169

Filed: January 18, 2002

Prior Group Art Unit: 2814

For: HIGHLY INTEGRATED AND RELIABLE DRAM

Prior Examiner: WEISS

AND ITS MANUFACTURE

SUPPLEMENTAL PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

April 3, 2002

Sir:

Further to the Preliminary Amendment filed on February 27, 2002, please amend the above-identified application as follows:

IN THE CLAIMS:

Please add new claims 38-108 as follows:

38. A semiconductor memory device comprising:

a semiconductor substrate;

a memory cell transistor having impurity doped regions and a gate electrode;

an insulator laminate formed over said semiconductor substrate, and including a lower part covering said memory cell transistor and an upper part formed over said lower part;

a first contact hole, formed through said lower part of said insulator laminate, exposing one of said impurity doped regions;

a first conductor filled in said first contact hole and electrically connected to one of said